Code No: **P41051** 

## **R10**

Set No. 1

## IV B.Tech I Semester Supplementary Examinations, March/April - 2016 COMPUTER ARCHITECTURE

(Computer Science and Engineering)

Time: 3 hours Max. Marks: 75 **Answer any FIVE Questions** All Questions carry equal marks 1 a) Briefly explain the program flow mechanisms and Compare. [8] b) Draw and Explain the architecture of Vector Super computers. [7] 2 What is meant by Cache optimization? Briefly explain the Cache optimization techniques? [15] 3 a) Briefly explain the hierarchical memory technology with neat diagram? [8] b) Differentiate between CISC and RISC processors [7] 4 How does a collision occur in nonlinear pipeline processors? Briefly Explain the collision free scheduling of events in non linear pipeline systems [15] Explain about the different types of vector instructions 5 a [8] What is Hot Spot Problem? Briefly explain it with an example? b [7] What is Cache coherence problem? Explain any Cache coherence protocol 6 a) [8] What is deadlock? Explain about deadlock virtual channel [7] 7 a) Draw and explain CM-2 Architecture. [8] b) Explain the Intercommunications in the Synchronized MIMD systems. [7] 8 Briefly explain the forms of parallelism? Compare them. [15]